


VLSI: SRAM PROJECT

Sai Anirudh Godavarthi | 16388303

6T SRAM Schematic Design:



Output Plots:

The screenshot shows the Cadence Virtuoso ADE Explorer interface. The left pane displays the simulation setup, including the selection of the SRAM6T_inverter_1 component and the configuration of a DC analysis. The right pane shows the simulation results, which are organized into a table with columns for Name, Type, Details, Value, Plot, Save, and Spec.


Name	Type	Details	Value	Plot	Save	Spec
signal	/QB			☒	☐	
signal	/Q			☒	☐	

Below the table, the Explorer Run Summary pane shows the simulation results for the 0 Corner and Nominal Corner.

Transient Response (Graph):

Butterfly Plot Curve (QB Vs Q):

With Static Noise Margin Line (SNM)



6T SRAM Layout Design:

